



#### Une école de l'IMT



# PROJET COFFI ANR-18-CES39-003

#### VERIFICATION OF THE PROGRAM'S CFI BASED ON A TRACE ENCODER

Anthony ZGHEIB Journée thématique sur les attaques par injection de fautes 23 Septembre 2021



Anthony ZGHEIB (Mines Saint-Etienne)

anR

#### 1 Introduction

- 2 Methodology to verify the program's CFI
- 3 Exploited approaches
- 4 Results
- 5 Perspectives

#### 1 Introduction

- 2 Methodology to verify the program's CFI
- 3 Exploited approaches
- 4 Results
- 5 Perspectives

Why is it necessary to guarantee the program's CFI?

- Software attacks : Buffer Overflow, ROP, Code Reutilization Attacks...
- Hardware attacks : Fault Injection...
- Example Code pin verification :

```
int counter = 3;
void VerifyPin() {
1 → if (counter > 0)
2 → if (Cmp(userPIN,devicePIN))
Accept();
else
3 → counter--;
}
```

#### CFI Verification = Correct Program Execution.

#### 1 Introduction

#### 2 Methodology to verify the program's CFI

- 3 Exploited approaches
- 4 Results
- 5 Perspectives

### How could we verify the program's CFI?

#### Methodology

- Get information about what is executed at the RISC-V core level => Trace Encoder (TE)
- Compare these data to static data obtained from a static analysis of the binary program => Trace Verifier (TV)
- Detect if a fault injection attack is made => TV's output



#### Definition

- Module designed by the RISC-V community.
- Overall objective: Compression of the program's execution path.
- Interpret the executed instructions from the RISC-V core.
- Report the discontinuities present in a program in the form of packets.
  - Instructions presenting an uninferable PC discontinuity.
  - Interruptions and exceptions...



#### Example of a packet - Use Case

- Having a function call where the program encounter n branches.
- A packet will be sent containing : the number of branches (n), the branch map (branch taken or not) and the return address ...

- ∢ A⊐ >

```
int fnct1(int a, int b, int c) {
        if (a=1) {
                 . . .
                 if(b=2) {
                          . . .
                 } else {
                          . . .
                 end if:
        } else {
        if(c=a+b) {
        } else {
                 . . .
return a+b+c;
int main() {
int a = 1:
int b = 3:
int c = 4;
c=fnct1(a,b,c);
return 0;
```



▲□▶ ▲圖▶ ▲国▶ ▲国▶ - 国 - のへで

```
int fnct1(int a, int b, int c) {
              if (a=1) {
1
                        . . .
                       if(b=2) {
                                . . .
                       } else {
                                . . .
                       end if:
               } else {
              if(c=a+b) {
              } else {
                        . . .
      return a+b+c;
      int main() {
      int a = 1:
      int b = 3;
      int c = 4;
      c=fnct1(a,b,c);
      return 0;
```



◆□▶ ◆□▶ ◆ □▶ ◆ □▶ ● □ ● のへで

```
int fnct1(int a, int b, int c) {
               if (a=1) {
1
                        . . .
2
                       if(b=2) {
                                . . .
                       } else {
                                . . .
                       end if:
               } else {
               if(c=a+b) {
               } else {
                        . . .
      return a+b+c;
      int main() {
      int a = 1:
      int b = 3;
      int c = 4;
      c=fnct1(a,b,c);
      return 0;
```



◆□▶ ◆□▶ ◆ □▶ ◆ □▶ ● □ ● のへで









Anthony ZGHEIB (Mines Saint-Etienne)





Anthony ZGHEIB (Mines Saint-Etienne)

- It's verification system based on the TE sent packets.
- Compare the TE packets to static data issued from a static analysis of the binary program.
  - A static analysis is made after the compilation process.
  - Branch, jump, call and return instructions with their addresses are stored in a memory.
- A flag is raised when a fault is detected.

#### 1 Introduction

2 Methodology to verify the program's CFI

- 3 Exploited approaches
- 4 Results
- 5 Perspectives

э



э

< ロ > < 同 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ >

### First approach - ASIC RISC-V Model





- Verification process starts when a packet is sent.
- Navigation through the static data and constitution of the path followed by the program.
- Comparison process.

### First approach - ASIC RISC-V Model





- Verification process starts when a packet is sent.
- Navigation through the static data and constitution of the path followed by the program.
  - Comparison process.

### First approach - ASIC RISC-V Model





- Verification process starts when a packet is sent.
- Navigation through the static data and constitution of the path followed by the program.
  - Comparison process.

### First approach - FI detection

#### Fault coverage

- Changing the return address of a function.
- Instruction skip on a function call.

Particular cases

- Instruction skip on branch instructions.
- It depends on the branch number and return address.



#### Limitations

### First approach - FI detection

#### Fault coverage

- Changing the return address of a function.
- Instruction skip on a function call.

Particular cases

- Instruction skip on branch instructions.
- It depends on the branch number and return address.



#### Limitations

### First approach - FI detection

#### Fault coverage

- Changing the return address of a function.
- Instruction skip on a function call.

Particular cases

- Instruction skip on branch instructions.
- It depends on the branch number and return address.



#### Limitations

### Second approach - Adding the PC - RISC-V FPGA Model



Software Compilation & Interpretation

Hardware Implemenation

#### Features

- We pull the PC and connect it to the TV.
- Calculation is made before receiving the packet.
- Verification process is faster compared to the first approach.

## Second approach - FI detection

#### Fault coverage

- Changing the return address of a function.
- Instruction skip on a function call and branch instruction.
  - Total number of branches=4.



#### Particular cases

Changing the branch address in case it was taken : beq a4,a5,180.

#### Limitations

### Third approach - Redefining the TE RISC-V standard



#### Features

- PC and executed instructions are pulled and connected to the TV.
- Adjustment to the TE RISC-V standard by defining the qualified instructions (jump, branch, return...).
- Packet is sent after each qualified instruction.

#### Fault coverage

- Changing the return address of a call function.
- Instruction skip on a function call and branch instruction.
- Their corruption / substitution with other instructions.

#### 1 Introduction

- 2 Methodology to verify the program's CFI
- 3 Exploited approaches

#### 4 Results

#### 5 Perspectives

< 合型

э

### Results - Comparison between the 3 approaches

Each approach covers a specific number of threats :

Approach	SFC	RAC	SBI	CDI	L
TV-ASIC	$\checkmark$	$\checkmark$	(X)	Х	
TV-FPGA-PC		$\sim$		Х	-
TE-TV-CFI	$\checkmark$	$\sim$	$\sim$	$\checkmark$	+

- SFC : Skip on function calls.
- RAC : Return address change.
- SBI : Skip on branch instructions.
- CDI : Corruption of a discontinuity instruction.
- L : Latency.

Hardware Area Overhead (in terms of slices) :

Approach	TE	TV	Total
TV-ASIC	241	360	601
TV-FPGA-PC	241	641	882
TE-TV-CFI	95	575	670

RISC-V IBEX : 635 slices.

#### 1 Introduction

- 2 Methodology to verify the program's CFI
- **3** Exploited approaches
- 4 Results
- 5 Perspectives

э

- Definition of a new packet for the basic blocks' verification, by adjusting the TE's standard.
- Verification of the correct instructions execution in the processor pipeline (cf. COFFI Project).



Anthony ZGHEIB (Mines Saint-Etienne)